ELSEVIER

Available at www.ComputerScienceWeb.com
POWERED BY SCIENCE DIRECT®

Journal of Systems Architecture 48 (2003) 453–454

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

Author index to volume 48 (2002–2003)

Al-Ayyoub, A., see Awwad, A.M. 325–336
Al-Ayyoub, A., see Loucif, S. 37–47
Alexiou, G., see Bakalis, D. 125–135
Awwad, A.M., A. Al-Ayyoub and M. Ould-Khaoua, On the topological properties of the arrangement-star network 325–336

Bakalis, D., E. Kalligeros, D. Nikolos, H.T. Vergos and G. Alexiou, On the design of low power BIST for multipliers with Booth encoding and Wallace tree summation 125–135
Béchennec, J.-L., see Drach, N. 137–149
Bezrukov, S.L., see Das, N. 311–323
Bhattacharya, B.B., see Das, N. 311–323
Bhuyan, L.N., see Iyer, R. 59–80

Cha, H., J. Kim and R. Ha, Bandwidth constrained smoothing for multimedia streaming with scheduling support 353–366
Chang, L.-C., see Ton, L.-R. 1–16
Chun, S.W., see Lee, J.I. 17–35
Chung, C.-P., see Ton, L.-R. 1–16
Cortés, A., see Senar, M.A. 267–283
Cotroneo, D., N. Mazzocca, L. Romano and S. Russo, Building a dependable system from a legacy application with CORBA 81–98

Das, N., B.B. Bhattacharya and S.L. Bezrukov, Permutation routing in optical MIN with minimum number of stages 311–323
De Bosschere, K., see Eeckhout, L. 199–220
De Bosschere, K., see Vandierendonck, H. 429–452
Díaz, J.L., see García, J. 221–235
Dobravec, T., B. Robič and J. Žerovnik, Permutation routing in double-loop networks: design and empirical evaluation 387–402
Drach, N., J.-L. Béchennec and O. Temam, Increasing hardware data prefetching performance using the second-level cache 137–149

Eeckhout, L. and K. De Bosschere, Quantifying behavioral differences between multimedia and general-purpose workloads 199–220
ElHefnawy, A.A., see Fahmy, H.M.A. 193–198
Entrialgo, J., see García, J. 221–235

Fahmy, H.M.A. and Abu_Bakr A. ElHefnawy, Methods for distributed unicast in hypercubes 193–198

García, D.F., see García, J. 221–235
García, J., J. Entrialgo, D.F. García, J.L. Díaz and F.J. Suárez, PET, A software monitoring toolkit for performance analysis of parallel embedded applications 221–235
Goutis, C., see Theoharis, S. 113–124

Ha, R., see Cha, H. 353–366
Hong, S.J., see Nam, H. 237–254
Huang, T.-C. and L.-C. Shiu, Efficient communication sets generation for block-cyclic distribution on distributed-memory machines 255–265

Iyer, R., H. Wang and L.N. Bhuyan, Design and analysis of static memory management policies for CC-NUMA multiprocessors 59–80

Jóźwiak, L. and A. Postuła, Genetic engineering versus natural evolution. Genetic algorithms with deterministic operators 99–112

Kalligeros, E., see Bakalis, D. 125–135
Kang, S.J., see Lee, J.I. 17–35
Ki, A., see Lee, S. 49–57
Kim, J., see Nam, H. 237–254
Kim, J., see Cha, H. 353–366
Kyung, C.-M., see Lee, S. 49–57

Lee, J.I., S.W. Chun and S.J. Kang, Virtual prototyping of PLC-based embedded system using object model of target and behavior model by converting RLL-to-statechart directly 17–35
Lee, S., see Nam, H. 237–254
Lee, S., A. Ki, I.-C. Park and C.-M. Kyung, Interface synthesis between software chip model and target board 49–57

1383-7621/03/$ - see front matter © 2003 Elsevier Science B.V. All rights reserved.
doi:10.1016/S1383-7621(03)00047-X

Loucif, S., M. Ould-Khaoua and A. Al-Ayyoub, Hypermeshes: implementation and performance 37–47
Luque, E., see Senar, M.A. 267–283

Mailachalam, B., see Sudha, N. 337–352
Mattavelli, M., see Ravasi, M. 403–427
Mazzocca, N., see Cotroneo, D. 81–98
Meribout, M. and M. Motomura, New design methodology with efficient prediction of quality metrics for logic level design towards dynamic reconfigurable logic 285–310
Motomura, M., see Meribout, M. 285–310

Nam, H., J. Kim, S.J. Hong and S. Lee, Secure checkpointing 237–254
Nikolos, D., see Bakalis, D. 125–135

Ould-Khaoua, M., see Awwad, A.M. 325–336
Ould-Khaoua, M., see Loucif, S. 37–47

Park, I.-C., see Lee, S. 49–57
Postuła, A., see Jóźwiak, L. 99–112

Ravasi, M. and M. Mattavelli, High-level algorithmic complexity evaluation for system design 403–427
Ripoll, A., see Senar, M.A. 267–283
Robič, B., see Dobravec, T. 387–402
Romano, L., see Cotroneo, D. 81–98
Russo, S., see Cotroneo, D. 81–98

Senar, M.A., A. Ripoll, A. Cortés and E. Luque, Clustering and reassignment-based mapping strategy for message-passing architectures 267–283
Sharifi, M. and B. Zolfaghari, Modeling and evaluating the time overhead induced by BER in COMA multiprocessors 377–385
Shiu, L.-C., see Huang, T.-C. 255–265
Soudris, D., see Theoharis, S. 113–124
Srikant, Y.N., see Venugopal, R. 151–173
Srikanthan, T., see Sudha, N. 337–352
Suárez, F.J., see García, J. 221–235
Sudha, N., T. Srikanthan and B. Mailachalam, A VLSI architecture for 3-D self-organizing map based color quantization and its FPGA implementation 337–352

Temam, O., see Drach, N. 137–149
Thanailakis, A., see Theoharis, S. 113–124
Theodoridis, G., see Theoharis, S. 113–124
Theoharis, S., G. Theodoridis, D. Soudris, C. Goutis and A. Thanailakis, A fast and accurate delay dependent method for switching estimation of large combinational circuits 113–124
Ton, L.-R., L.-C. Chang and C.-P. Chung, An analytical POC stack operations folding for continuous and discontinuous Java bytecodes 1–16
Tscha, Y., Scheduling length for switching element disjoint multicasting in Banyan-type switching networks 175–191
Tsikel, R., see Weiss, S. 367–375

Vandierendonck, H. and K. De Bosschere, Highly accurate and efficient evaluation of randomising set index functions 429–452
Venugopal, R. and Y.N. Srikant, Scheduling expression trees for delayed-load architectures 151–173
Vergos, H.T., see Bakalis, D. 125–135

Wang, H., see Iyer, R. 59–80
Weiss, S. and R. Tsikel, Approximate prefix coding for system-on-a-chip programs 367–375

Žerovnik, J., see Dobravec, T. 387–402
Zolfaghari, B., see Sharifi, M. 377–385

ELSEVIER

Available at
www.ComputerScienceWeb.com
POWERED BY SCIENCE DIRECT®

Journal of Systems Architecture 48 (2003) 455–456

JOURNAL OF SYSTEMS ARCHITECTURE

www.elsevier.com/locate/sysarc

Subject index to volume 48 (2002–2003)

3-D self-organizing map 337
Adjudication 81
Algorithm design 387
Allocation 285
Arrangement network 325
Automated design problem solving 99

Bandwidth smoothing 353
Banyan network 175
BER strategy 377
Bit-permute-complement permutations 311
Block–cyclic distribution 255
Booth multipliers 125
Built-in self-test 125
Bus traffic 137

Cache 137
Checkpointing 237
Circuit synthesis 99
Clustering 267
CMOS circuit 113
Color quantization 337
COMA 377
Communication cost 285
Communication sets 255
Compilers 151
Complexity analysis 403
Computer aided design 113
Computer architecture 199, 367
Conflict misses 427
CORBA 81
Cryptography 237

Distributed routing 193
Distributed shared memory 377
Double-loop network 387
Dynamic reconfigurable logic 285

Embedded multiprocessors 221
Embedded system 17
Emulation 49
End-system QoS management 353
EPOC folding model 1
Evaluation 237
Evolutionary algorithms 99
Execution-based simulation 59
Expression trees 151

Fault tolerance 81, 193, 237, 377
FPGA 337

Gate level 113
General-purpose workloads 199
Genetic algorithms 99
Genetic engineering 99
Graph partitioning 267
Graphs 37

Heuristic algorithms 267
Heuristic search 99
Hierarchical structure 325
Hybrid optical MIN's 311
Hypercube 193
Hypergraphs 37

Incremental scheduling 151
Input support minimization 99
Instruction scheduling 151
In-system verification 49
Interconnection networks 37, 59, 193
Interrupt controller 49

Java processor 1
Java virtual machine 1

Legacy systems 81
Low power design 113
Low power testing 125

Mapping problem 267
Memory hierarchy 137
Memory management 59
Microprocessor data cache 427
MP3 49
Multi-tier architectures 81
Multicasting network 175
Multicomputers 37

1383-7621/03/$ - see front matter © 2003 Elsevier Science B.V. All rights reserved.
doi:10.1016/S1383-7621(03)00048-1

Multimedia applications 199
Multimedia streaming 353
Multiplexer cost 285
Multistage interconnection network 311

Nonblocking switching network 175
Non-local data 255
Null space 427

Object code 367
Off-line routing 193

Parallel algorithms 325
Parallel embedded applications 221
Parallel processing 37
Partitioning 285
Path-dependent loss 311
Performance analysis 37
Performance measurement 221
Performance visualization 221
Permutation admissibility 311
Permutation routing 387
Photonic crosstalk 175
PLC 17
POC folding model 1
Power estimation 113
Prefetching 137
Product network 325

Randomisation 427
Randomising set index function 427
Real-time operating system 49
Real-time task scheduling 353
Relay ladder logic 17
Replication 81
RISC 367

Scheduling 285
Scientific applications 59
Security 237
SE-disjoint routing 175
Shared-memory multiprocessor 59
Shuffle-exchange networks 311
Simulation 387
Software instrumentation 403
Software monitoring tools 221
Software/hardware partitioning 403
SPMD 255
Stack operations folding 1
Star network 325
Statecharts 17
Statistical analysis 199
Superscalar processor 137
System design 403
System-on-a-chip 367

Task allocation/assignment 267

Unicast 193

Vertex symmetry 325
Virtual cut-through 37
Virtual prototyping 17
VLSI architecture 337
Wallace trees 125
Workload characterization 199